In this paper, a method for the automatic sizing of analog integrated circuits is presented. Basic sizing rules, representing circuit knowledge, are set up before the sizing and are introduced as structural constraints into the sizing process. Systematic consideration of these structural constraints during the automatic sizing prevents pathologically sized circuits and speeds up the automatic sizing. The sizing is done with a sensitivity-based, iterative trust region method.
Introduction
Although the analog part of a mixed signal circuit is rather small, its design time often exceeds the time needed for the design of the digital part. The reason is, that for the digital part many design automation tools are available, whereas for the analog design numerical circuit simulators are still the most important tools. Circuit sizing is usually done manually by experienced analog designers and is therefore a time-consuming and error-prone task.
In the last years, symbolic [3] and numerical, simulationbased [5, 7] sizing tools were developed and are commercially available, but they are still rarely used.
For the simulation-based tools, the time consuming tasks are the circuit simulations, whereas the computational effort for the optimization algorithm itself can be neglected. Expensive optimization algorithms can be used, if the number of simulations can be reduced.
Moreover, the circuit designer usually specifies only those performances, that are critical for the application of the circuit. Thus, circuit specifications are often incomplete. Solving this incompletely defined problem with an automatic sizing tool often results in bad or pathologically sized circuits, that violate basic design rules. These circuits are very sensitive to variations of process and operational parameters and the unspecified performances may have unexpected values.
In this contribution, an automatic sizing method is presented, that overcomes these problems by introducing circuit knowledge into the sizing process. Basic sizing rules are set up on component level for transistor pairs (e.g. differential pair) and subcircuits (e.g. cascode current mirror) and formulated as constraints. These structural constraints express general function and matching conditions. By systematic consideration of structural constraints, pathologically sized circuits are prevented and so automatic sizing of analog circuits is enabled.
The sizing is done with a sensitivity-based, iterative trust region algorithm. In each step, the circuit performances are linearized and a parameter correction is calculated based on the characteristic boundary curve [1, 8] . Thus, the number of simulations can be reduced significantly.
Structural Constraints
Performances describe the circuit behavior. Specifications define requirements on the performances and thus on the circuit behavior. Normally, the circuit specifications and thus the requirements on the circuit behavior are incomplete. In an automatic sizing process this can result in a pathologically sized circuit that fulfills all given specifications, but violates basic design rules.
These basic design rules depend only on the structure of the circuit [2] . Therefore they are called structural constraints. As shown in Figure 1 , these constraints express general function and matching conditions. By fulfilling the constraints, proper function of the circuit is guaranteed.
Structural constraints are derived on component level, for transistor pairs and subcircuits. At this level there is only a limited number of structures. These structures have a low complexity and are not specific for the circuit class. Thus, constraints can be derived for all relevant structures and therewith for every circuit. Structural constraints for transistor pairs can be set up for differential pairs, level shifter, complementary pairs and current mirrors [2] . In this paragraph setting up structural constraints is shown on the example of a current mirror ( Figure 2 ). The most important requirements, that a proper designed current mirror must fulfill are: ¤ For good mismatch properties and an area efficient layout, the length of the two transistors must be the same. With the transistor length being the same, the ratio of the two transistor widths must be equal to the ratio of the currents:
The smaller the area of a transistor, the higher is its mismatch sensitivity. Therefore, the transistor width and length must not fall below a minimum value
¤ Both transistors operate as voltage-controlled current sources (vccs) and thus they must be in saturation:
T -mismatch sensitivity, the effective gate voltage must not fall below a minimum value
¤ For a low X sensitivity the difference of the drainsource voltages must not exceed a maximum value
Figure 2. Current mirror
As shown above, structural constraints are either equality or inequality constraints. Equality constraints can only occur for design parameters and are easily fulfilled via tracking parameters. Therefore they are not included in the sizing algorithm. For each equality constraint the number of free design parameters is reduced by one.
Inequality constraints can occur for design parameters and simulated properties. They can be written as a function f , depending on the design parameters g . For an easy notation they are formulated in a unique way:
Combining all inequality constraints in the vector , (8) can be written as:
This inequation defines the feasibility region of the sizing algorithm discussed in the next section.
Automatic Sizing
For each performance , a specification U is given by the designer. The design parameters g should be tuned, so that the sized circuit satisfies the given specification 1 :
For an easy notation, all performances and specifications are combined in the vectors and . The difference between the performances and specifications is the error of the circuit:
Beside the specifications, the structural constraints (9) must also be fulfilled. The resulting problem is a constrained nonlinear minimization problem:
As circuit simulations are extremely expensive, an optimization algorithm is required, that needs few simulations. The algorithm presented in the rest of this section carefully plans each iteration step, investigating optimization cost (in form of the required correction norm) and optimization effectiveness (in form of the achievable error reduction towards the specification).
Sizing Algorithm
The minimization problem is solved with an iterative algorithm. In every step k , the performances are linearized at the current nominal point
The same is done with the constraints:
The linearized error is defined according to (11):
The sizing is done with the following algorithm based on the linearization discussed above: as described in (13) and (14).
Calculate a parameter correction
as shown in section 3.2 and a new nominal point:
4. Check, if the linearization is still valid. This is done by comparing the error reduction in the linear and the nonlinear system: is calculated and the algorithm continues with step 3.
5 can be proven theoretically [4] . Circuit examples presented in section 4 also show the effectiveness of this method in practice.
One parameter correction step
In this section, it is shown, how the parameter correction , needed in step 3 of the sizing process is calculated. All calculations are done in the linearized system in one iteration of the sizing algorithm. Thus, the iteration index k will be left out in this section.
In the linearized system (12) can be written as:
This problem can be solved exactly, but if the matrix is ill conditioned, huge parameter corrections i i may occur. In this case it can happen, that the linearization is not valid, and so, although solves (20), the error in the nonlinear system (11) may even raise or the simulator does not converge with the new parameters.
To avoid this problem, an objective function is defined, that takes error reduction and parameter correction into account [6, 8] :
With this objective function the new minimization problem can be set up. Solving this problem we get the solution R h X p and its error h X p in the linear system:
The index "c" denotes, that this is the solution of a constrained problem. The solution can be transformed as discussed in [8] . The transformed correction norm is: 
The transformed error norm is calculated as
is the residual of the unconstrained minimization problem
The resulting curve © h p is the characteristic boundary curve (CBC) [8, 1] . Figure 3 shows a typical CBC. The curve has the following properties: with an ideal condition number of one and no active constraints, the curve is a straight line. The higher the condition number of the matrix, the more bend is the curve. In every case the curve is convex.
Efficient ways for calculating the characteristic boundary curve are presented in [8, 1] .
It can be seen in Figure 3 , that usually with a small correction , the error can be reduced significantly, whereas a huge correction is needed to reduce the error to zero. The goal is, to find a solution with a good ratio between correction effort and correction effect. These solutions are near the bend of the curve, marked with a grey color in the figure. The bend can be found based on the curvature-radius ¡ of the curve:
The smaller the radius ¡ , the higher the curvature. So the solution with the smallest curvature-radius is taken as the parameter correction for this step. The curvature and curvature-radius of the CBC can efficiently be calculated by interpolating the CBC between two calculated points with a Berstein-Bézier-curve (B-B-curve). The B-B-curve is a parametric curve, that, if appropriately calculated, has the following properties: The first two properties guarantee, that the B-B-curve principally has the same shape as the CBC and converges to the CBC for small differences between the starting and ending point. The last property is important for an efficient calculation of the curvature radius.
With this algorithm, a parameter correction with a good ratio between correction effort and correction effect can be calculated with an acceptable computational effort.
Results
The introduced automatic sizing method was used to size the operational amplifier shown in Figure 4 . The circuit consists of 22 MOS-transistors. With two design parameters (width and length) for every transistor this results in 44 design parameters.
For this circuit 165 inequality and 35 equality constraints can be derived. As stated in section 2, every equality constraint reduces the number of free design parameters by one, which is resulting in 9 free design parameters or a reduction of ¬ 4 . All structural constraints are evaluted with an operating point simulation, that must be done in any case. Thus, no additional simulation effort is needed for the evaluation of the constraints.
Starting from a pathologically sized initial point, the circuit was sized twice. Once in consideration of all structural constraints and once only with respect to parameter bounds. The sensitivities were calculated with finite differences, using the forward-difference formula. For this calculation method a simulation time of approximately 240s on a SUN Ultra 1 was needed for each iteration. This is resulting in a sizing time of 20min for the constrained circuit and nearly one hour in the unconstrained case. In any case the CPUtime needed by the optimization algorithm itself is neglegible. The total sizing time could further be reduced by using a simulator with built-in sensitivities.
It clearly turns out, that considering the constraints significantly speeds up the sizing algorithm. Furthermore, the circuit sized without consideration of the structural constraints violates several basic design rules. Especially the effective gate voltages of the transistors MN5, MN1 and MN3 are too small. These low effective gate voltages result in a mismatch-sensitive circuit as shown on the example of the CMRR in In summary it emerges, that, although both sizings fulfill the specification, the circuit sized under consideration of the structural constraints is significantly less sensitive to process variations.
Conclusion
In this paper, a method for the automatic sizing of integrated analog CMOS circuits is presented. Basic sizing rules for transistor pairs (e.g. differential pair) and subcircuits (e.g. cascode current mirror) are set up on component level and formulated as constraints. A systematic consideration of these structural constraints during the sizing significantly reduces the number of free design parameters, speeds up the sizing, and prevents pathologically sized circuits. Setting up the structural constraints is shown on the example of a current mirror.
The sizing is done with an iterative trust region algorithm. In each step, the circuit performances and constraints are linearized and a parameter correction with a good ratio between error reduction and parameter deviation is calculated based on the characteristic boundary curve.
The sizing method was applied to a folded-cascode operational amplifier. It turned out, that by systematic consideration of the structural constraints, the overall sizing time was reduced by a factor of three and the resulting circuit is less sensitive to process variations.
